

## Micro-programmed Control Unit(MCU)

### PRODUCT DESCRIPTION

The MS616F512NS is a low dissipation 16-bit RISC MCU. It has five low power dissipation modes, which greatly increases battery lifespan of portable device . The digital oscillator (DCO) could arouse CPU from low dissipation mode within 6μs.



QFN48

### FEATURES

- Low Power Supply : 1.8V-3.6V
- Ultra Low Dissipation
  - Operation Status : 280μA (1MHz,2.2V)
  - Standby Status: 1.1μA
  - Off Status (RAM hold): 0.1μA
- Five Power Saving Modes
- From Standby Mode to Wake-up Mode within 6μs
- 16-bit RISC Architecture, 125ns Instruction Period
- 16-bit Timer A with Three Capture/Compare Registers
- 16-bit Timer B with Seven Capture/Compare Registers
- A Integrated Comparator
- Serial Communication Interface(USART)
  - Optional Synchronous (UART) or Asynchronous(SPI) Mode
- Low Voltage Detection
- On-line Flash Programming via JTAG
- On-line Flash Programming via Bootstrap Loader
- 2KB RAM
- 62KB+128B Flash Memory

### APPLICATIONS

- Measurement Area
- Industrial Control Area

### PRODUCT SPECIFICATION

| Part Number | Package | Marking     |
|-------------|---------|-------------|
| MS616F512NS | QFN48   | MS616F512NS |




**PIN DESCRIPTION**

| Pin | Name                   | Type | Description  |
|-----|------------------------|------|--|
| 1   | AVCC                   | -    | Analog Power Supply, Positive Terminal   |
| 2   | DVCC1                  | -    | Digital Power Supply, Positive Terminal  |
| 3   | P6.3/A3                | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A3   |
| 4   | P6.4/A4                | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A4   |
| 5   | P6.5/A5                | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A5   |
| 6   | P6.6/A6                | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A6   |
| 7   | P6.7/A7/<br>SVSIN      | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A7 /<br>Analog Input of Supply Voltage Supervisor(SVS)                                 |
| 8   | VREF+                  | O    | ADC Internal Reference Voltage, Positive Output Terminal   |
| 9   | XIN                    | I    | Input Terminal of Crystal Oscillator XT1 , can connect to standard<br>or clock crystal   |
| 10  | XOUT                   | O    | Output Terminal of Crystal Oscillator XT1  |
| 11  | VeREF+                 | I    | Input Terminal of ADC External Reference Voltage   |
| 12  | VREF-/VeREF-           | I    | Negative Terminal of ADC Reference Voltage, including internal<br>and external references  |
| 13  | RST/NMI                | I    | Reset Input / No-shield Interrupt Input Terminal   |
| 14  | TCK                    | I    | Test Clock. TCK is clock input terminal for programming and test   |
| 15  | TMS                    | I    | Test Mode Selection. TMS is used as input terminal for<br>programming and test   |
| 16  | TDI/TCLK               | I    | Test Data or Clock Input. The protection fuse is connected to<br>TDI/TCLK  |
| 17  | TDO/TDI                | I/O  | Test Data Output. Data Output / Data Input   |
| 18  | P1.0/TA0               | I/O  | General Digital I/O Interface / Capture Input of Timer_A : CCI0A ,<br>Compare Output: Out0 / BSL Output  |
| 19  | P1.1/TA0/<br>MCLK      | I/O  | General Digital I/O Interface / Capture Input of Timer_A : CCI0B /<br>Master Clock MCLK Output. TA0 (just as input pin)/ BSL Input             |
| 20  | P1.2/TA1               | I/O  | General Digital I/O Interface / Capture Input of Timer_A : CCI1A ,<br>Compare Output: Out1   |
| 21  | P1.3/TBOUTH/<br>SVSOUT | I/O  | General Digital I/O Interface / All PWM Digital Output Terminals<br>of Timer_B (TB0-TB6) Switched to High-impedance /<br>SVS Comparator Output |
| 22  | P1.4/TBCLK/<br>SMCLK   | I/O  | General Digital I/O Interface / Timer_B Clock Signal, TBCLK Input /<br>Submain System SMCLK Output   |
| 23  | P1.5/TACLK/<br>ACLK    | I/O  | General Digital I/O Interface / Timer_A Clock Signal, TACLK Input /<br>Auxiliary Clock ACLK Output (via 1, 2, 4, 8 frequency division)         |

| Pin | Name          | Type | Description   |
|-----|---------------|------|---|
| 24  | P1.6/CA0      | I/O  | General Digital I/O Interface / Comparator A Input  |
| 25  | P1.7/CA1      | I/O  | General Digital I/O Interface / Comparator A Input  |
| 26  | DVCC2         | -    | Digital Power Supply, Positive Terminal   |
| 27  | DVSS2         | -    | Digital Power Supply, Negative Terminal   |
| 28  | P4.1/URXD1    | I/O  | General Digital I/O Interface /<br>In UART Mode, USART1 Receiving Data Input                          |
| 29  | P4.0/UTXD1    | I/O  | General Digital I/O Interface /<br>In UART Mode, USART1 Transmitting Data Output                      |
| 30  | P3.7/TB6      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR6 :<br>CCI6A/CCI6B, Compare Output: Out6 |
| 31  | P3.6/TB5      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR5 :<br>CCI5A/CCI5B, Compare Output: Out5 |
| 32  | P3.5/TB4      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR4 :<br>CCI4A/CCI4B, Compare Output: Out4 |
| 33  | P3.4/TB3      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR3 :<br>CCI3A/CCI3B, Compare Output: Out3 |
| 34  | P2.7/ADC12CLK | I/O  | General Digital I/O Interface / 12-bit ADC Conversion Clock   |
| 35  | P2.6/CAOUT    | I/O  | General Digital I/O Interface / Comparator A Output   |
| 36  | P2.5/URXD0    | I/O  | General Digital I/O Interface /<br>In UART Mode, USART0 Receiving Data Input                          |
| 37  | P2.4/UTXD0    | I/O  | General Digital I/O Interface /<br>In UART Mode, USART0 Transmitting Data Output                      |
| 38  | P2.3/TB2      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR2 :<br>CCI2A/CCI2B, Compare Output: Out2 |
| 39  | P2.2/TB1      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR1 :<br>CCI1A/CCI1B, Compare Output: Out1 |
| 40  | P2.1/TB0      | I/O  | General Digital I/O Interface / Capture Input of Timer_B7 CCR0 :<br>CCI0A/CCI0B, Compare Output: Out0 |
| 41  | P2.0/TA2      | I/O  | General Digital I/O Interface / Capture Input of Timer_A : CCI2A ,<br>Compare Output: Out2            |
| 42  | XT2OUT        | O    | Output Terminal of Crystal Oscillator XT2   |
| 43  | XT2IN         | I    | Input Terminal of Crystal Oscillator XT2  |
| 44  | P6.0/A0       | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A0  |
| 45  | P6.1/A1       | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A1  |
| 46  | P6.2/A2       | I/O  | General Digital I/O Interface / 12-bit ADC Analog Input A2  |
| 47  | AVSS          | -    | Analog Power Supply, Negative Terminal  |
| 48  | DVSS1         | -    | Digital Power Supply, Negative Terminal   |

BLOCK DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Any exceeding absolute maximum rating application causes permanent damage to device. Because long-time absolute operation state affects device reliability. Absolute ratings just conclude from a series of extreme tests. It doesn't represent chip can operate normally in these extreme conditions.

| Parameter                              | Range          | Unit |
|--|----------------|------|
| Voltage Difference From VCC to VSS     | -0.3 ~ 4.1     | V    |
| Input Voltage                          | -0.3 ~ VDD+0.3 | V    |
| Device Diode Current                   | ±2             | mA   |
| Operating Temperature (No Programming) | -55 ~ 150      | °C   |
| Storage Temperature (Programming)      | -40 ~ 85       | °C   |

Note: All voltages are relative to ground.  $V_{FB}$ , the JTAG fuse-blow voltage, could operate in maximum rating. When it needs to blow the fuse, TDI pin provides voltage.

### RECOMMENDED OPERATING CONDITIONS

| Parameter              | Symbol              | Condition                                 | Min  | Typ    | Max  | Unit |
|------------------------|---------------------|---|------|--------|------|------|
| Power Supply           | Vcc                 | Program executing                         | 1.8  |        | 3.6  | V    |
|                        |                     | Program executing and SVS enable, PORON=1 | 2.0  |        | 3.6  | V    |
|                        |                     | Flash Programming                         | 2.7  |        | 3.6  | V    |
| Power Supply           | Vss                 |   | 0    |        | 0    | V    |
| Operating Temperature  | T <sub>A</sub>      |   | -40  |        | 85   | °C   |
| LFXT1 Frequency        | f <sub>LFXT1</sub>  | XTS_FLL=0, Quartz Oscillator              |      | 32.768 |      | kHz  |
|                        |                     | XTS_FLL=1, Ceramic Oscillator             | 450  |        | 8000 | kHz  |
|                        |                     | XTS_FLL=1, Crystal Oscillator             | 1000 |        | 8000 | kHz  |
| XT2 Frequency          | f <sub>XT2</sub>    | Ceramic Oscillator                        | 450  |        | 8000 | kHz  |
|                        |                     | Crystal Oscillator                        | 1000 |        | 8000 | kHz  |
| System Clock Frequency | F <sub>System</sub> | Vcc=1.8V                                  | DC   |        | 4.15 | MHz  |
|                        |                     | Vcc=3.6V                                  | DC   |        | 8    | MHz  |

1. It's recommended to use the same power supply for AVCC and DVCC. The voltage difference between AVCC and DVCC can't exceed 0.3V.
2. When the power supply enough lows to trigger POR, the corresponding voltage is the minimum operating voltage. When the power supply increases to the value, which is equal to the minimum voltage value plus SVS hysteresis voltage, the POR signal stops.
3. In LF mode, the LFXT1 oscillator needs to connect with one external quartz oscillator. While in XT1 mode, LFXT1 needs to connect with one external ceramic or crystal oscillator.

**ELECTRICAL CHARACTERISTICS**
**Supply Current**

| Parameter  | Symbol     | Condition                           | Min           | Typ | Max | Unit |    |
|--|------------|-------------------------------------|---------------|-----|-----|------|----|
| Operation Mode (Note 1)<br>$f_{MCLK}=f_{SMCLK}=1MHz$ ,<br>$f_{ACLK}=32768Hz$<br>$XTS\_FLL=0, SELM=(0,1)$ | $I_{AM}$   | $T_A=-40^{\circ}C$ to $85^{\circ}C$ | $V_{CC}=2.2V$ |     | 280 | 350  | uA |
|  |            |                                     | $V_{CC}=3V$   |     | 420 | 560  |    |
| Low Dissipation Mode<br>(Note 1,4)   | $I_{LPM0}$ | $T_A=-40^{\circ}C$ to $85^{\circ}C$ | $V_{CC}=2.2V$ |     | 32  | 45   | uA |
|  |            |                                     | $V_{CC}=3V$   |     | 55  | 70   |    |
| Low Dissipation Mode<br>(Note 2,4)<br>$f_{MCLK}=f_{SMCLK}=0MHz$<br>$f_{ACLK}=32768Hz, SCG=0$             | $I_{LPM2}$ | $T_A=-40^{\circ}C$ to $85^{\circ}C$ | $V_{CC}=2.2V$ |     | 11  | 14   | uA |
|  |            |                                     | $V_{CC}=3V$   |     | 17  | 22   |    |
| Low Dissipation Mode<br>(Note 2,4)<br>$f_{MCLK}=f_{SMCLK}=0MHz$<br>$f_{ACLK}=32768Hz, SCG=1$             | $I_{LPM3}$ | $T_A=-40^{\circ}C$                  | $V_{CC}=2.2V$ |     | 1   | 1.5  | uA |
|  |            |                                     |               |     | 1.1 | 1.5  |    |
|  |            |                                     |               |     | 2   | 3    |    |
|  |            |                                     |               |     | 3.5 | 6    |    |
|  |            | $T_A=25^{\circ}C$                   | $V_{CC}=3V$   |     | 1.8 | 2.2  |    |
|  |            |                                     |               |     | 1.6 | 1.9  |    |
|  |            |                                     |               |     | 2.5 | 3.5  |    |
|  |            |                                     |               |     | 4.2 | 7.5  |    |
| Low Dissipation Mode<br>(Note 2,4)<br>$f_{MCLK}=f_{SMCLK}=0MHz$<br>$f_{ACLK}=0Hz, SCG=1$                 | $I_{LPM4}$ | $T_A=-40^{\circ}C$                  | $V_{CC}=2.2V$ |     | 0.1 | 0.5  | uA |
|  |            |                                     |               |     | 0.1 | 0.5  |    |
|  |            |                                     |               |     | 0.7 | 1.1  |    |
|  |            |                                     |               |     | 1.7 | 3    |    |
|  |            | $T_A=25^{\circ}C$                   | $V_{CC}=3V$   |     | 0.1 | 0.5  |    |
|  |            |                                     |               |     | 0.1 | 0.5  |    |
|  |            |                                     |               |     | 0.8 | 1.2  |    |
|  |            |                                     |               |     | 1.9 | 3.5  |    |

Note:

1. Timer\_B frequency is locked as  $f_{DCOCLK}=f_{DCO}=1MHz$ . All inputs are connected to 0V or Vcc. All outputs have no source or reverse current.
2. All inputs are connected to 0V or Vcc. All outputs have no source or reverse current.
3. All inputs are connected to 0V or Vcc. All outputs have no source or reverse current. The current consumed of LPM3 is achieved through measuring the operating current of timer 1 and LCD (select ACLK). Comparator A and the current in SVS module would be described specially.

4. Including the current consumption in BROWNOUT module.

In operation mode, the relationship between consumption current and system frequency:

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(\text{System})} [\text{MHz}]$$

In operation mode, the relationship between consumption current and power supply:

$$I_{(AM)} = I_{(AM)} [3 \text{ V}] + 175 \mu\text{A/V} \times (V_{\text{CC}} - 3 \text{ V})$$

**Schmitt Trigger Input Terminal ——P1, P2, P3, P4, P5, P6**

| Parameter   |                  | Power Supply | Min | Typ | Max | Unit |
|---|------------------|--------------|-----|-----|-----|------|
| Forward Input Threshold Voltage                         | V <sub>IT+</sub> | 2.2 V        | 1.1 |     | 1.5 | V    |
|   |                  | 3 V          | 1.5 |     | 1.9 |      |
| Reverse Input Threshold Voltage                         | V <sub>IT-</sub> | 2.2 V        | 0.4 |     | 0.9 | V    |
|   |                  | 3 V          | 0.9 |     | 1.3 |      |
| Input Hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> ) | V <sub>hys</sub> | 2.2 V        | 0.3 |     | 1.1 | V    |
|   |                  | 3 V          | 0.5 |     | 1   |      |

**Standard Input Terminal ——RST/NMI, JTAG(TCK, TMS, TDI, TDO)**

| Parameter                |                 | Power Supply | Min    | Typ | Max       | Unit |
|--------------------------|-----------------|--------------|--------|-----|-----------|------|
| Low Level Input Voltage  | V <sub>IL</sub> | 2.2V/3V      | VSS    |     | VSS + 0.6 | v    |
| High Level Input Voltage | V <sub>IH</sub> |              | 0.8VCC |     | VCC       | v    |

**Input Terminal——Px.x, TA<sub>x</sub>, TB<sub>x</sub>**

| Parameter                            |                      | Condition  | Power Supply | Min | Typ | Max | Unit  |
|--------------------------------------|----------------------|--|--------------|-----|-----|-----|-------|
| External Interrupt Timing            | t <sub>(int)</sub>   | Terminal P1, P2: P1.x to P2.x, External triggering signal is interrupt flag (Note 1) | 2.2 V/3 V    | 1.5 |     |     | cycle |
|                                      |                      |  | 2.2 V        | 62  |     |     | ns    |
|                                      |                      |  | 3 V          | 50  |     |     |       |
| Timer_A, Timer_B Capture Time        | t <sub>(cap)</sub>   | TA0,TA1,TA2<br>TB0,TB1,TB2,TB3,TB4,TB5,TB6   | 2.2 V        | 62  |     |     | ns    |
|                                      |                      |  | 3 V          | 62  |     |     |       |
| Clock Frequency applied to Timer_A/B | f <sub>(TAext)</sub> | TACLK, TBCLK, INCLK:<br>t(H) = t(L)  | 2.2 V        |     |     | 8   | MHz   |
|                                      | f <sub>(TBext)</sub> |  | 3 V          |     |     | 10  |       |
| Clock Frequency of Timer_A/B         | f <sub>(TAint)</sub> | Select SMCLK or ACLK   | 2.2 V        |     |     | 8   | MHz   |
|                                      | f <sub>(TBint)</sub> |  | 3 V          |     |     | 10  |       |

Note 1: When external signal sets interrupt flag, the corresponding t(int) is even with trigger signal shorter than t(int). The clock cycle and time parameter must be simultaneously met to ensure interrupt flag setting. t(int) is measured referred to MCLK cycle.

**Leakage Current (Note 1,2)**

| Parameter                     | Symbol    | Condition                 | Power Supply | Min | Max | Unit |
|-------------------------------|-----------|---------------------------|--------------|-----|-----|------|
| Px.x Terminal Leakage Current | $I_{lkg}$ | Px Terminal: $V_{(Px.x)}$ | 2.2/3V       |     | 50  | nA   |

Note :

1. Leakage current is measured when Vss or Vcc is applied to relative pins, unless otherwise noted.
2. The terminal pin must be set as input , and couldn't have any pull-up or pull-down resistor.

**Output Terminal——P1, P2, P3, P4, P5, P6**

| Parameter                 | Condition | Power Supply                    | Min  | Typ      | Max      | Unit |
|---------------------------|-----------|---------------------------------|------|----------|----------|------|
| High Level Output Voltage | $V_{OH}$  | $I_{OH(max)} = -1.5mA$ (Note 1) | 2.2V | VCC-0.25 | VCC      | V    |
|                           |           | $I_{OH(max)} = -6mA$ (Note 2)   | 2.2V | VCC-0.6  | VCC      |      |
|                           |           | $I_{OH(max)} = -1.5mA$ (Note 1) | 3V   | VCC-0.25 | VCC      |      |
|                           |           | $I_{OH(max)} = -6mA$ (Note 2)   | 3V   | VCC-0.6  | VCC      |      |
| Low Level Output Voltage  | $V_{OL}$  | $I_{OL(max)} = 1.5mA$ (Note 1)  | 2.2V | VSS      | VSS+0.25 | V    |
|                           |           | $I_{OL(max)} = 6mA$ (Note 2)    | 2.2V | VSS      | VSS+0.6  |      |
|                           |           | $I_{OL(max)} = 1.5mA$ (Note 1)  | 3V   | VSS      | VSS+0.25 |      |
|                           |           | $I_{OL(max)} = 6mA$ (Note 2)    | 3V   | VSS      | VSS+0.6  |      |

Note :

1.  $I_{OH(max)}$  and  $I_{OL(max)}$  are the maximum total current, the sum of all output currents. Only when it is less than 12mA, just meet maximum voltage without drop.
2.  $I_{OH(max)}$  and  $I_{OL(max)}$  are the maximum total current, the sum of all output currents. Only when it is less than 48mA, just meet maximum voltage without drop.

**Output Frequency**

| Parameter  | Condition   | Min                                    | Typ      | Max            | Unit |
|--|---|--|----------|----------------|------|
| $f_{(Px.y)}$<br>( $1 \leq x \leq 6, 0 \leq y \leq 7$ ) | $C_L = 20 pF,$<br>$I_L = 1.5 mA$                              | $V_{CC} = 2.2 V$                       | DC       | 5              | MHz  |
|  |   | $V_{CC} = 3 V$                         | DC       | 7.5            |      |
| $f_{(ACLK)}$   | $C_L = 20 pF$   |  |          | $f_{(System)}$ | MHz  |
| $f_{(MCLK)}$   |   |  |          |                |      |
| $f_{(SMCLK)}$  |   |  |          |                |      |
| Output Duty Cycle<br>$t(Xdc)$                          | P1.5/TACLK/CLK,<br>$C_L = 20 pF$<br>$V_{CC} = 2.2 V / 3 V$    | $f_{(ACLK)} = f_{(LFXT1)} = f_{(XT1)}$ | 40%      | 60%            |      |
|  |   | $f_{(ACLK)} = f_{(LFXT1)} = f_{(LF)}$  | 30%      | 70%            |      |
|  |   | $f_{(ACLK)} = f_{(LFXT1)}$             |          | 50%            |      |
|  | P1.1/TA0/MCLK,<br>$C_L = 20 pF,$<br>$V_{CC} = 2.2 V / 3 V$    | $f_{(MCLK)} = f_{(XT1)}$               | 40%      | 60%            |      |
|  |   | $f_{(MCLK)} = f_{(DCOCLK)}$            | 50%-15ns | 50%            |      |
|  | P1.4/TBCLK/SMCLK,<br>$C_L = 20 pF,$<br>$V_{CC} = 2.2 V / 3 V$ | $f_{(SMCLK)} = f_{(XT2)}$              | 40%      | 60%            |      |
| $f_{(SMCLK)} = f_{(DCOCLK)}$                           |   | 50%-15ns                               | 50%      | 50%+15ns       |      |

**Wake-up Mode LPM3**

| Parameter  |               | Condition | Power Supply | Min | Typ | Max | Unit |
|------------|---------------|-----------|--------------|-----|-----|-----|------|
| Delay Time | $t_{d(LPM3)}$ | f = 1 MHz | 2.2V/3V      |     |     | 6   | us   |
|            |               | f = 2 MHz |              |     |     | 6   |      |
|            |               | f = 3 MHz |              |     |     | 6   |      |

**RAM**

| Parameter | Condition               | Min | Typ | Max | Unit |
|-----------|-------------------------|-----|-----|-----|------|
| VRAMh     | CPU Stop State (Note 1) | 1.6 |     |     | V    |

Note 1: The parameter defines the minimum power supply when RAM changes. And all programme must stop when measuring the parameter.

**LCD**

| Parameter               |                     | Condition                  | Min  | Typ  | Max            | Unit    |
|-------------------------|---------------------|----------------------------|--|--|----------------|---------|
| Analog Voltage          | $V_{(33)}$          | P5.7/R33 Voltage           | VCC=3V   |  | VCC+0.2        | V       |
|                         | $V_{(23)}$          | P5.6/R23 Voltage           |  | $[V_{(33)}-V_{(03)}]$<br>$\times 2/3 + V_{(03)}$ |                | V       |
|                         | $V_{(13)}$          | P5.5/R13 Voltage           |  | $[V_{(33)}-V_{(03)}]$<br>$\times 2/3 + V_{(03)}$ |                | V       |
|                         | $V_{(33)}-V_{(03)}$ | R33 to R03 Voltage         |  | 2.2  |                | VCC+0.2 |
| Input Leakage Current   | $I_{(R03)}$         | R03=VSS                    | No loads on all control and common terminals, VCC=3V |  | 20             | nA      |
|                         | $I_{(R13)}$         | P5.5/R13=VCC/3             |  |  | 20             | nA      |
|                         | $I_{(R23)}$         | P5.6/R23=2VCC/3            |  |  | 20             | nA      |
| Segment Address Voltage | $V_{(Sxx0)}$        | $I(Sxx) = -3\mu A, VCC=3V$ | $V_{(03)}$   |  | $V_{(03)}-0.1$ | V       |
|                         | $V_{(Sxx1)}$        |                            | $V_{(13)}$   |  | $V_{(13)}-0.1$ | V       |
|                         | $V_{(Sxx2)}$        |                            | $V_{(23)}$   |  | $V_{(23)}-0.1$ | V       |
|                         | $V_{(Sxx3)}$        |                            | $V_{(33)}$   |  | $V_{(33)}-0.1$ | V       |

**Comparator A (Note 1)**

| Parameter                  | Condition   | Power Supply | Min | Typ | Max | Unit |
|----------------------------|---|--------------|-----|-----|-----|------|
| $I_{(CC)}$                 | CAON=1, CARSEL=0, CAREF=0   | 2.2 V        |     | 25  | 40  | uA   |
|                            |   | 3 V          |     | 45  | 60  |      |
| $I_{(RefLadder/RefDiode)}$ | CAON=1, CARSEL=0,<br>No load at CAREF=1/2/3,<br>P1.6/CA0 and P1.7/CA1 | 2.2 V        |     | 30  | 50  | uA   |
|                            |   | 3 V          |     | 45  | 71  |      |

| Parameter                              | Condition  | Power Supply | Min  | Typ  | Max   | Unit |
|--|--|--------------|------|------|-------|------|
| $V_{(Ref025)}$                         | PCA0=1, CARSEL=1, CAREF=1, No load at P1.6/CA0 and P1.7/CA1                              | 2.2 V / 3 V  | 0.23 | 0.24 | 0.25  |      |
| $V_{(Ref050)}$                         | PCA0=1, CARSEL=1, CAREF=2, No load at P1.6/CA0 and P1.7/CA1                              | 2.2V / 3 V   | 0.47 | 0.48 | 0.5   |      |
| $V_{(RefVT)}$                          | PCA0=1, CARSEL=1, CAREF=3, No load at P1.6/CA0 and P1.7/CA1;<br>$T_A = 85^\circ\text{C}$ | 2.2 V        | 390  | 480  | 540   | mV   |
|  |  | 3 V          | 400  | 490  | 550   |      |
| Common-mode Input Voltage ( $V_{IC}$ ) | CAON=1   | 2.2 V / 3 V  | 0    |      | VCC-1 | V    |
| Offset Voltage ( $V_p - V_s$ )         | Note 2   | 2.2 V / 3 V  | -30  |      | 30    | mV   |
| $V_{hys}$                              | CAON = 1   | 2.2 V / 3 V  | 0    | 0.7  | 1.4   | mV   |
| $t_{(response\ LH)}$                   | $T_A = 25^\circ\text{C}$ , Overdrive 10mV, without filtering: CAF = 0                    | 2.2 V        | 160  | 210  | 300   | ns   |
|  |  | 3 V          | 80   | 150  | 240   |      |
|  | $T_A = 25^\circ\text{C}$ , Overdrive 10mV, with filtering: CAF = 1                       | 2.2 V        | 1.4  | 1.9  | 3.4   | uA   |
|  |  | 3 V          | 0.9  | 1.5  | 2.6   |      |
| $t_{(response\ HL)}$                   | $T_A = 25^\circ\text{C}$ , Overdrive 10mV, without filtering : CAF = 0                   | 2.2 V        | 130  | 210  | 300   | ns   |
|  |  | 3 V          | 80   | 150  | 240   |      |
|  | $T_A = 25^\circ\text{C}$ , Overdrive10mV, with filtering: CAF = 1                        | 2.2 V        | 1.4  | 1.9  | 3.4   | uA   |
|  |  | 3 V          | 0.9  | 1.5  | 2.6   |      |

Note:

1. The leakage current of comparator A has been defined in Ilkg(Px.x).
2. By setting CAEX bit, make the comparator A input reverse. And measure twice continuously, the input offset voltage could be cancelled, then add the two measurements.

#### POR/Brownout Reset(BOR) (Note 1)

| Parameter              | Condition            | Min                            | Typ   | Max                       | Unit |    |
|------------------------|----------------------|--------------------------------|---|---------------------------|------|----|
| $t_d(\text{BOR})$      |                      |                                |   | 2000                      | us   |    |
| $V_{CC}(\text{start})$ | Brownout<br>(Note 2) | $dV_{CC}/dt \leq 3\text{ V/s}$ |   | $0.7 \times V_{(B\_IT-)}$ | V    |    |
| $V_{(B\_IT-)}$         |                      |                                |   |                           | 1.71 | V  |
| $V_{hys}(B\_IT-)$      |                      |                                | 70  | 130                       | 180  | mV |
| $t(\text{reset})$      |                      |                                | Pulse width needed at RST/NMI pin to reset internally, $V_{CC} = 2.2\text{ V}/3\text{ V}$ | 2                         |      |    |

**Note:**

- The current consumed in Brownout module has been included in total currents  $I_{CC}$ . The voltage range is :  $V(B\_IT-) + V_{hys}(B\_IT-) \leq 1.8V$ .
- After  $V_{CC} = V(B\_IT-) + V_{hys}(B\_IT-)$ , CPU starts to execute program after one  $t_{d(BOR)}$  cycle. Before  $V_{CC} \geq V_{CC(min)}$ , FLL+ setting can't change.  $V_{CC(min)}$  is the minimum power supply at operating frequency.

**Supply Voltage Supervision(SVS)**

| Parameter                 | Condition  | Min        | Typ                           | Max         | Unit                          |    |
|---------------------------|--|------------|-------------------------------|-------------|-------------------------------|----|
| $t_{(SVSR)}$              | $dV_{CC}/dt \geq 30 V/ms$                                | 5          |                               | 150         | us                            |    |
|                           | $dV_{CC}/dt \leq 30 V/ms$                                |            |                               | 2000        | us                            |    |
| $t_{d(SVson)}$            | SVSon, switch from VLD=0 to VLD $\neq$ 0, $V_{CC} = 3 V$ | 20         |                               | 150         | us                            |    |
| $t_{settle}$              | VLD $\neq$ 0 (Note 2)                                    |            |                               | 12          | us                            |    |
| $V_{(SVSstart)}$          | VLD $\neq$ 0, $V_{CC}/dt \leq 3 V/s$                     |            | 1.55                          | 1.7         | V                             |    |
| $V_{hys(SVS\_IT-)}$       | $V_{CC}/dt \leq 3 V/s$                                   | VLD = 1    | 70                            | 120         | 155                           | mV |
|                           |  | VLD = 2-14 | $V_{(SVS\_IT-)} \times 0.004$ |             | $V_{(SVS\_IT-)} \times 0.008$ |    |
| $V_{(SVS\_IT-)}$          | $V_{CC}/dt \leq 3 V/s$                                   | VLD = 15   | 4.4                           |             | 10.4                          | mV |
|                           | external voltage applied to A7 terminal                  |            |                               |             |                               |    |
| $V_{(SVS\_IT-)}$          | $V_{CC}/dt \leq 3 V/s$                                   | VLD = 1    | 1.8                           | 1.9         | 2.05                          | V  |
|                           |  | VLD = 2    | 1.94                          | 2.1         | 2.25                          |    |
|                           |  | VLD = 3    | 2.05                          | 2.2         | 2.37                          |    |
|                           |  | VLD = 4    | 2.14                          | 2.3         | 2.48                          |    |
|                           |  | VLD = 5    | 2.24                          | 2.4         | 2.6                           |    |
|                           |  | VLD = 6    | 2.33                          | 2.5         | 2.71                          |    |
|                           |  | VLD = 7    | 2.46                          | 2.65        | 2.86                          |    |
|                           |  | VLD = 8    | 2.58                          | 2.8         | 3                             |    |
|                           |  | VLD = 9    | 2.69                          | 2.9         | 3.13                          |    |
|                           |  | VLD = 10   | 2.83                          | 3.05        | 3.29                          |    |
|                           |  | VLD = 11   | 2.94                          | 3.2         | 3.42                          |    |
|                           |  | VLD = 12   | 3.11                          | 3.35        | 3.61(Note 1)                  |    |
|                           |  | VLD = 13   | 3.24                          | 3.5         | 3.76(Note 1)                  |    |
|                           |  | VLD = 14   | 3.43                          | 3.7(Note 1) | 3.99(Note 1)                  |    |
| $V_{(SVS\_IT-)}$          | $V_{CC}/dt \leq 3 V/s$                                   | VLD = 15   | 1.1                           | 1.2         | 1.3                           |    |
|                           | external voltage applied to A7 terminal                  |            |                               |             |                               |    |
| $I_{CC(SVS)}$<br>(Note 3) | VLD $\neq$ 0, $V_{CC} = 2.2 V/3 V$                       |            | 10                            | 15          | uA                            |    |

**Note:**

1. The maximum operating voltage is 3.6V.
2. tsettle is the settle time that comparator needs to stabilize level when VLD switches from not 0 to the value between 2 and 15. The overdrive voltage is assumed to be more than 50mV.
3. The consumption current of SVS module has been included in Icc.

**DCO**

| Parameter             | Condition  | Min            | Typ  | Max  | Unit |      |     |
|-----------------------|--|----------------|------|------|------|------|-----|
| f <sub>(DCOCLK)</sub> | N(DCO)=01Eh,<br>FN_8=FN_4=FN_3=FN_2=0,D=2;<br>DCOPLUS = 1, f <sub>Crystal</sub> =32.768kHz | VCC = 2.2 V/3V |      | 1    | MHz  |      |     |
| f <sub>(DCO=2)</sub>  | FN_8=FN_4=FN_3=FN_2=0;<br>DCOPLUS = 1  | VCC = 2.2 V    | 0.3  | 0.65 | 1.25 | MHz  |     |
|                       |  | VCC = 3 V      | 0.3  | 0.7  | 1.3  | MHz  |     |
| f <sub>(DCO=2)</sub>  | FN_8=FN_4=FN_3=0, FN_2=1;<br>DCOPLUS = 1   | VCC = 2.2 V    | 0.7  | 1.3  | 2.3  | MHz  |     |
|                       |  | VCC = 3 V      | 0.8  | 1.5  | 2.5  | MHz  |     |
| f <sub>(DCO=2)</sub>  | FN_8=FN_4=0, FN_3=1, FN_2=x;<br>DCOPLUS = 1  | VCC = 2.2 V    | 1.2  | 2    | 3    | MHz  |     |
|                       |  | VCC = 3 V      | 1.3  | 2.2  | 3.5  | MHz  |     |
| S <sub>n</sub>        | S <sub>n</sub> = f <sub>DCO(Tap n+1)</sub> / f <sub>DCO(Tap n)</sub>                       | 1 < TAP ≤ 20   | 1.06 |      | 1.11 |      |     |
|                       |  | TAP = 27       | 1.07 |      | 1.17 |      |     |
| D <sub>t</sub>        | N(DCO) =01Eh,<br>FN_8=FN_4=FN_3=FN_2=0, D= 2;<br>DCOPLUS = 0                               | VCC = 2.2 V    | -0.2 | -0.3 | -0.4 | %/°C |     |
|                       |  | VCC = 3 V      | -0.2 | -0.3 | -0.4 | %/°C |     |
| D <sub>v</sub>        | N(DCO) =01Eh,<br>FN_8=FN_4=FN_3=FN_2=0, D= 2;<br>DCOPLUS = 0                               | VCC = 2.2 V/3V |      | 0    | 5    | 15   | %/V |

**Crystal Oscillator, LFXT1 Oscillator (Note 1, 2)**

| Parameter                     | Condition         | Power Supply | Min       | Typ    | Max | Unit   |   |
|-------------------------------|-------------------|--------------|-----------|--------|-----|--------|---|
| Integrated Input Capacitance  | C <sub>XIN</sub>  | OSCCAPx = 0h | 2.2 V/3 V |        | 0   | pF     |   |
|                               |                   | OSCCAPx = 1h | 2.2 V/3 V |        | 10  |        |   |
|                               |                   | OSCCAPx = 2h | 2.2 V/3 V |        | 14  |        |   |
|                               |                   | OSCCAPx = 3h | 2.2 V/3 V |        | 18  |        |   |
| Integrated Output Capacitance | C <sub>XOUT</sub> | OSCCAPx = 0h | 2.2 V/3 V |        | 0   | pF     |   |
|                               |                   | OSCCAPx = 1h | 2.2 V/3 V |        | 10  |        |   |
|                               |                   | OSCCAPx = 2h | 2.2 V/3 V |        | 14  |        |   |
|                               |                   | OSCCAPx = 3h | 2.2 V/3 V |        | 18  |        |   |
| Input Logic on XIN            | V <sub>IL</sub>   | Note 3       | 2.2 V/3 V | VSS    |     | 0.2VCC | V |
|                               | V <sub>IH</sub>   |              |           | 0.8VCC |     | VCC    | V |

**Note:**

1. The parasitic capacitance generated from package and board is about 2pF. The crystal effective load capacitance is  $(C_{XIN} \times C_{XOUT}) / (C_{XIN} + C_{XOUT})$ , which has nothing with XTS\_FLL.
2. There are some principles to be observed as follows, in order to improve the EMI characteristic of low power dissipation LFXT1 oscillator, especially in LF mode(32kHz).
  - (1) The traces between the MS616F512NS and crystal should be as short as possible.
  - (2) Optimal design of ground plane near oscillator pin.
  - (3) Avoid that other clock and data lines have crosstalk with XIN and XOUT pins.
  - (4) Avoid layout traces below or near XIN and XOUT pins.
  - (5) By using match materials and repeated practices to reduce parasitic load on XIN, XOUT pins.
  - (6) If use protection coating, pay attention not to cause capacitive and resistive leakage among oscillator pins.
3. Only valid when using external logic clock and must set XTS\_FLL bit. While invalid when using crystal and resonator.
4. For accurate real time clock application, OSCCAPx=0h, apply recommended capacitance.

**Crystal Oscillator, XT2 Oscillator (Note 1)**

| Parameter                     |                     | Condition                   | Min                | Typ | Max                | Unit |
|-------------------------------|---------------------|-----------------------------|--------------------|-----|--------------------|------|
| Integrated Input Capacitance  | C <sub>XT2IN</sub>  | V <sub>CC</sub> = 2.2 V/3 V |                    | 2   |                    | pF   |
| Integrated Output Capacitance | C <sub>XT2OUT</sub> | V <sub>CC</sub> = 2.2 V/3 V |                    | 2   |                    | pF   |
| Input Logic on XT2IN          | V <sub>IL</sub>     | V <sub>CC</sub> = 2.2 V/3 V | VSS                |     | 0.2V <sub>CC</sub> | V    |
|                               | V <sub>IH</sub>     | Note 2                      | 0.8V <sub>CC</sub> |     | V <sub>CC</sub>    | V    |

- Note: 1. The two terminals of oscillator all need to connect with load capacitance. The accurate capacitance value is provided by crystal manufacturer.
2. Only valid when using external logic clock and must set XTS\_FLL bit. While invalid when using crystal and resonator.

**USART0, USART1 (Note 1)**

| Parameter                  |      | Condition                                    | Min | Typ | Max | Unit |
|----------------------------|------|--|-----|-----|-----|------|
| USART0/1:<br>Deglitch Time | t(τ) | V <sub>CC</sub> = 2.2 V, SYNC = 0, UART mode | 200 | 430 | 800 | ns   |
|                            |      | V <sub>CC</sub> = 3 V, SYNC = 0, UART mode   | 150 | 280 | 500 |      |

Note 1: The signal applied to USART0/1 receiving terminal should meet the t(τ) timing requirement, thus ensure URXS trigger is set. URXS trigger is set by low level pulse, which satisfies t(τ) minimum timing requirement. The operating conditions set by flag bit must be independent of the timing constraint. The deglitch circuit only operates when URXD0/1 line transmit negatively.

**12-bit ADC, Power Supply and Input Range (Note 1)**

| Parameter                                      |                        | Condition  | Power Supply | Min | Typ  | Max               | Unit |
|--|------------------------|--|--------------|-----|------|-------------------|------|
| Analog Power Supply                            | AVCC                   | AVCC and DVCC is connected together, AVSS and DVSS is connected together, V(AVSS) = V(DVSS) = 0 V  |              | 2.2 |      | 3.6               | V    |
| Analog Input Voltage (Note 2)                  | V <sub>(P6.x/Ax)</sub> | Applicable to all P6.0/A0 to P6.7/A7 terminals. Analog input terminal is selected by ADC12MCTLx and P6Sel.x=1, 0 ≤ x ≤ 7; V(AVSS) ≤ V <sub>P6.x/Ax</sub> ≤ V(AVCC) |              | 0   |      | V <sub>AVCC</sub> | V    |
| Operating Current on AV <sub>CC</sub> (Note 3) | I <sub>ADC12</sub>     | f <sub>ADC12CLK</sub> = 5.0 MHz<br>ADC12ON = 1, REFON = 0<br>SHT0=0, SHT1=0, ADC12DIV=0  | 2.2 V        |     | 0.65 | 1.3               | mA   |
|  |                        |  | 3 V          |     | 0.8  | 1.6               |      |
| Operating Current on AV <sub>CC</sub> (Note 4) | I <sub>REF+</sub>      | f <sub>ADC12CLK</sub> = 5.0 MHz<br>ADC12ON = 0, REFON = 1,<br>REF2_5V = 1  | 3 V          |     | 0.5  | 0.8               | mA   |
|  |                        | f <sub>ADC12CLK</sub> = 5.0 MHz<br>ADC12ON = 0, REFON = 1,<br>REF2_5V = 0  | 2.2 V        |     | 0.5  | 0.8               |      |
|  |                        |  | 3 V          |     | 0.5  | 0.8               | mA   |
|  |                        |  |              |     |      |                   |      |
| Input Capacitance                              | C <sub>i</sub>         | Choose only one terminal, P6.x/Ax  | 2.2 V        |     |      | 40                | pF   |
| Input Multiplexer Resistance                   | R <sub>i</sub>         | 0V ≤ V <sub>Ax</sub> ≤ V <sub>AVCC</sub>   | 3 V          |     |      | 2000              | Ω    |

Note :

1. Leakage current has been defined in P.x/Ax terminal parameter sheet.
2. Analog input voltage range should be within reference voltage range, thus achieve valid conversion result.
3. Reference current is not included in I<sub>ADC12</sub>.
4. Reference current is provided by AV<sub>CC</sub>. And the current is independent of ADC12ON until conversion starts. Before A/D conversion, set REFON bit to enable built-in reference voltage module.

**12-bit ADC, External Reference**

| Parameter                                     |   | Condition   | Power Supply | Min | Typ | Max               | Unit |
|---|---|---|--------------|-----|-----|-------------------|------|
| Positive External Reference Voltage Input     | V <sub>eREF+</sub>  | V <sub>eREF+</sub> > V <sub>REF-</sub> /V <sub>eREF-</sub> (Note 2) |              | 1.4 |     | V <sub>AVCC</sub> | V    |
| Negative External Reference Voltage Input     | V <sub>REF-</sub> /V <sub>eREF-</sub>                         | V <sub>eREF+</sub> > V <sub>REF-</sub> /V <sub>eREF-</sub> (Note 3) |              | 0   |     | 1.2               | V    |
| External Reference Differential Voltage Input | (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ) | V <sub>eREF+</sub> > V <sub>REF-</sub> /V <sub>eREF-</sub> (Note 4) |              | 1.4 |     | V <sub>AVCC</sub> | V    |
| Static Input Current                          | I <sub>VeREF+</sub>   | 0V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub>                         | 2.2 V/3 V    |     |     | ±1                | uA   |
| Static Input Current                          | I <sub>VREF-/VeREF-</sub>                                     | 0V ≤ V <sub>eREF+</sub> ≤ V <sub>AVCC</sub>                         | 2.2 V/3 V    |     |     | ±1                | uA   |

Note :

1. External reference charges and discharge capacitance array during conversion. For external reference, input capacitance  $C_i$  is dynamic load during conversion period. The dynamic impedance of reference voltage should be matched with analog source impedance recommendation, achieving 12-bit setup accuracy on charging.
2. The accuracy constrains the minimum of positive external reference voltage. Decreasing accuracy demand could use lower reference voltage.
3. The accuracy constrains the maximum of negative external reference voltage. Decreasing accuracy demand could use higher reference voltage.
4. The accuracy constrains the difference of external reference voltage. Decreasing accuracy demand could use lower difference reference voltage.

### 12-bit ADC, Built-in Reference

| Parameter   |                 | Condition  | Power Supply | Min               | Typ | Max       | Unit                |
|---|-----------------|--|--------------|-------------------|-----|-----------|---------------------|
| Positive Built-in Reference Voltage                         | $V_{REF+}$      | $REF2\_5V = 1, I_{VREF+} \leq I_{VREF+max}$  | 3V           | 2.4               | 2.5 | 2.6       | V                   |
|   |                 | $REF2\_5V = 0, I_{VREF+} \leq I_{VREF+max}$  | 2.2 V/3 V    | 1.44              | 1.5 | 1.56      |                     |
| Minimum Power Supply of Positive Built-in Reference Voltage | $AVCC_{(min)}$  | $REF2\_5V = 0, I_{VREF+} \leq 1mA$   |              | 2.2               |     |           | V                   |
|   |                 | $REF2\_5V = 1, I_{VREF+} \leq 0.5mA$   |              | $V_{REF+} + 0.15$ |     |           |                     |
|   |                 | $REF2\_5V = 1, I_{VREF+} \leq 1mA$   |              | $V_{REF+} + 0.15$ |     |           |                     |
| Load Current on $V_{REF+}$                                  | $I_{VREF+}$     |  | 2.2 V        | 0.01              |     | -0.5      | mA                  |
|   |                 |  | 3V           |                   |     | -1        |                     |
| Load Modulation Current on $V_{REF+}$                       | $I_{L(VREF)+}$  | $I_{VREF+} = 500 \mu A \pm 100 \mu A$<br>Analog input voltage $\sim 0.75V$ ;<br>$REF2\_5V = 0$   | 2.2 V        |                   |     | $\pm 2$   | LSB                 |
|   |                 | $I_{VREF+} = 500 \mu A \pm 100 \mu A$<br>Analog input voltage $\sim 1.25V$ ;<br>$REF2\_5V = 1$   | 3V           |                   |     | $\pm 2$   | LSB                 |
|   |                 |  | 3V           |                   |     | $\pm 2$   | LSB                 |
| Load Modulation Time on $V_{REF+}$                          | $I_{DL(VREF)+}$ | $I_{VREF+} = 100 \mu A \rightarrow 900 \mu A$ ,<br>$C_{VREF+} = 5 \mu F$ , Analog input voltage $\sim 0.5V_{REF+}$<br>Conversion result error $\leq 1$ LSB | 3V           |                   |     | 20        | ns                  |
| External Capacitance on $V_{REF+}$ (Note 1)                 | $C_{VREF+}$     | $REFON = 1$ ,<br>$0 mA \leq I_{VREF+} \leq I_{VREF+max}$   | 2.2 V/3 V    | 5                 | 10  |           | $\mu F$             |
| Temperature Coefficient of Built-in Reference               | $T_{REF+}$      | $I_{VREF+}$ is a constant,<br>range: $0mA \leq I_{VREF+} \leq 1mA$   | 2.2 V/3 V    |                   |     | $\pm 100$ | ppm/<br>$^{\circ}C$ |
| Setup Time of Built-in Reference (Note 2)                   | $t_{REFON}$     | $I_{VREF+} = 0.5mA$ , $C_{VREF+} = 10\mu F$ ,<br>$V_{REF+} = 1.5V$   | 2.2 V        |                   |     | 17        | ms                  |

Note :

1. Internal buffer magnifier and accuracy demand need one external capacitor. For all INL and DNL tests, connect two capacitors between VREF+ and AVSS, VREF-/V<sub>REF-</sub> and AVSS, a 10uF tantalum capacitor and a 100nF ceramic capacitor.
2. Test condition: the conversion error is less than ±0.5 LSB after t<sub>REFON</sub> opens. The setup time is up to external capacitance load.

### 12-bit ADC, Timing Parameter

| Parameter                 |                       | Condition   | Power Supply  | Min  | Typ                                     | Max  | Unit |
|---------------------------|-----------------------|---|---------------|------|---|------|------|
| f <sub>ADC12CLK</sub>     |                       | Ensure accuracy of ADC linearity parameter  | 2.2V/<br>3 V  | 0.45 | 5                                       | 6.3  | MHz  |
| Internal ADC12 Oscillator | f <sub>ADC12OSC</sub> | ADC12DIV=0,<br>f <sub>ADC12CLK</sub> =f <sub>ADC12OSC</sub>   | 2.2 V/<br>3 V | 3.7  |   | 6.3  | MHz  |
| Conversion Time           | t <sub>CONVERT</sub>  | C <sub>VREF+</sub> ≥ 5 uF, internal oscillator,<br>f <sub>ADC12OSC</sub> = 3.7 MHz - 6.3 MHz  | 2.2V/<br>3 V  | 2.06 |   | 3.51 | us   |
|                           |                       | External f <sub>ADC12CLK</sub> from ACLK,<br>MCLK or SMCLK: ADC12SSEL ≠ 0   |               |      | 13·ADC12DIV·<br>1/f <sub>ADC12CLK</sub> |      |      |
| ADC Enable Time           | t <sub>ADC12ON</sub>  | Note 1  |               |      |   | 100  | ns   |
| Sample Time               | t <sub>sample</sub>   | R <sub>S</sub> = 400 Ω, R <sub>I</sub> = 1000 Ω,<br>C <sub>I</sub> = 30 pF, τ = [R <sub>S</sub> + R <sub>I</sub> ] × C <sub>I</sub> ;<br>(Note 2) | 3 V           | 1220 |   |      | ns   |
|                           |                       |   | 2.2 V         | 1400 |   |      |      |

Note :

1. After ADC12ON is enabled, t<sub>ADC12ON</sub> is the time when the conversion error is less than ±0.5 LSB. And the reference voltage and input signal have be set.
2. After about 10τ, the conversion error is less than ±0.5 LSB, t<sub>Sample</sub> = ln(2n+1) × (R<sub>S</sub> + R<sub>I</sub>) × C<sub>I</sub> + 800ns (n=ADC resolution=12, R<sub>S</sub>= input resistance).

### 12-bit ADC, Linearity Parameter

| Parameter                       |                | Condition   | Power Supply  | Min | Typ | Max  | Unit |
|---------------------------------|----------------|---|---------------|-----|-----|------|------|
| Integral Nonlinearity Error     | E <sub>I</sub> | 1.4 V ≤ (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ) min ≤ 1.6 V   | 2.2 V<br>/3 V |     |     | ±2   | LSB  |
|                                 |                | 1.6 V < (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ) min ≤ [V <sub>(AVCC)</sub> ]  |               |     |     | ±1.7 |      |
| Differential Nonlinearity Error | E <sub>D</sub> | (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ) min ≤ (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ),<br>C <sub>VREF+</sub> = 10 uF (tantalum) and 100 nF (ceramic)  | 2.2 V/<br>3 V |     |     | ±1   | LSB  |
| Offset Error                    | E <sub>O</sub> | (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ) min ≤ (V <sub>eREF+</sub> - V <sub>REF-</sub> /V <sub>eREF-</sub> ),<br>Internal impedance of source R <sub>S</sub> < 100Ω,<br>C <sub>VREF+</sub> = 10 uF (tantalum) and 100 nF (ceramic) | 2.2 V/<br>3 V |     | ±2  | ±4   | LSB  |

| Parameter              |       | Condition  | Power Supply   | Min | Typ  | Max | Unit |
|------------------------|-------|--|----------------|-----|------|-----|------|
| Gain Error             | $E_G$ | $(V_{eREF+} - V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$ ,<br>CVREF+ = 10 uF (tantalum) and 100 nF (ceramic) | 2.2 V /<br>3 V |     | ±1.1 | ±2  | LSB  |
| Total Unadjusted Error | $E_T$ | $(V_{eREF+} - V_{REF-}/V_{eREF-})_{min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$ ,<br>CVREF+ = 10 uF (tantalum) and 100 nF (ceramic) | 2.2 V /<br>3 V |     | ±2   | ±5  | LSB  |

**12-bit ADC, Temperature Sensor and Built-in Mid-voltage  $V_{MID}$** 

| Parameter   |                          | Condition   | Power Supply | Min  | Typ  | Max      | Unit      |
|---|--------------------------|---|--------------|------|------|----------|-----------|
| Current on AV <sub>CC</sub><br>(Note 1)               | $I_{SENSOR}$             | REFON = 0, INCH = 0Ah,<br>ADC12ON=NA, T <sub>A</sub> = 25 | 2.2 V        |      | 40   | 120      | uA        |
|   |                          |   | 3 V          |      | 60   | 160      |           |
| $V_{SENSOR}$  |                          | ADC12ON = 1,<br>INCH = 0Ah, T <sub>A</sub> = 0°C          | 2.2 V        |      | 986  | 986±5%   | mV        |
|   |                          |   | 3 V          |      | 986  | 986±5%   |           |
| TC <sub>SENSOR</sub>                                  |                          | ADC12ON = 1, INCH = 0Ah                                   | 2.2 V        |      | 3.55 | 3.55±3%  | mV/<br>°C |
|   |                          |   | 3 V          |      | 3.55 | 3.55±3%  |           |
| Sample Time Required by Selecting Channel 10 (Note 2) | $t_{sensor}$<br>(sample) | ADC12ON = 1, INCH = 0Ah,<br>Conversion error ≤ 1 LSB      | 2.2 V        | 30   |      |          | us        |
|   |                          |   | 3 V          | 30   |      |          |           |
| Current Divided on Channel 11                         | $I_{VMID}$               | ADC12ON = 1,<br>INCH = 0Bh (Note 3)                       | 2.2 V        |      |      | NA       | uA        |
|   |                          |   | 3 V          |      |      | NA       |           |
| Voltage Divided on Channel 11                         | $V_{MID}$                | ADC12ON = 1, INCH = 0Bh,<br>VMID is ~0.5 x VAVCC          | 2.2 V        |      | 1.1  | 1.1±0.04 | V         |
|   |                          |   | 3 V          |      | 1.5  | 1.5±0.04 |           |
| Sample Time Required by Selecting Channel 11          | $t_{VMID}$<br>(sample)   | ADC12ON = 1, INCH = 0Bh,<br>Conversion error ≤ 1 LSB      | 2.2 V        | 1400 |      |          | ns        |
|   |                          |   | 3 V          | 1220 |      |          |           |

Note :

1. If (ADC12ON=1, REFON=1) or (ADC12ON=1, INCH=0Ah and sample signal at high-level), sensor current  $I_{SENSOR}$  would be generated. The current includes the values through sensor and reference.
2. Typical equivalent impedance of sensor is 51kΩ. Sample time includes sensor enabled time  $t_{SENSOR(on)}$ .
3.  $V_{MID}$  is only used during sampling process, without generating extra current.
4. The sample time,  $t_{VMID(sample)}$  has included enabled time  $t_{VMID(on)}$ , without extra time.

**Flash**

| Parameter   |                          | Condition             | Power Supply    | Min             | Typ             | Max | Unit             |
|---|--------------------------|-----------------------|-----------------|-----------------|-----------------|-----|------------------|
| Operating Voltage at Programming, Erasing               | VCC (PGM/ERASE)          |                       |                 | 2.7             |                 | 3.6 | V                |
| The Frequency for Flash Programming Timing              | fFTGP                    |                       |                 | 257             |                 | 476 | kHz              |
| The Frequency for Flash Erasing Timing                  | fFTGE                    |                       |                 | 15              |                 | 100 | kHz              |
| Current on DVCC at Programming                          | I <sub>PGM</sub>         |                       | 2.7 V/<br>3.6 V |                 | 3               | 5   | mA               |
| Current on DVCC at Erasing                              | I <sub>ERASE</sub>       |                       | 2.7 V/<br>3.6 V |                 | 3               | 7   | mA               |
| Accumulated Programming Time                            | t <sub>CPT</sub>         | Note 1                | 2.7 V/<br>3.6 V |                 |                 | 10  | ms               |
| Accumulated Large-scale Erasing Time                    | t <sub>CMErase</sub>     | Note 2                | 2.7 V/<br>3.6 V | 200             |                 |     | ms               |
| Programming/ Erasing Duration                           |                          |                       |                 | 10 <sup>4</sup> | 10 <sup>5</sup> |     | cycles           |
| Data Save Cycle   | t <sub>Retention</sub>   | T <sub>J</sub> = 25°C |                 | 100             |                 |     | years            |
| Word Programming Time                                   | t <sub>Word</sub>        | Note 3                |                 |                 | 35              |     | t <sub>FTG</sub> |
| Block Programming Time of the First Word                | t <sub>Block, 0</sub>    |                       |                 |                 | 30              |     |                  |
| Block Programming Time of Each Additional Word          | t <sub>Block, 1-63</sub> |                       |                 |                 | 21              |     |                  |
| Waiting Time for Block Programming Finishing Sequencing | t <sub>Block, End</sub>  |                       |                 |                 | 6               |     |                  |
| Large-scale Erasing Time                                | t <sub>Mass Erase</sub>  |                       |                 |                 | 5297            |     |                  |
| Segment Erasing Time                                    | t <sub>Seg Erase</sub>   |                       |                 |                 | 4819            |     |                  |

**Note:**

- When a 64-bit Flash module is written, it couldn't exceed accumulated programming time. The parameter is applicable to all Flash programming methods.
- The large-scale erasing time is up to Flash timing.  
At least 11.1ms (= 5297x1/f<sub>FTG</sub>, maximum = 5297x1/476kHz).
- These values have been fixed into the state machine of Flash controller.
- The erasing frequency on chip is less than 100K.
- Program on chip by word format, rather than byte format.
- Information storage only has A segment (128 bytes), without B segment.
- 2048 bytes rather than 512 bytes in each segment of master storage.

**JTAG, Interface**

| Parameter  |                  | Condition | Power Supply | Min | Typ | Max | Unit |
|--|------------------|-----------|--------------|-----|-----|-----|------|
| TCK Input Frequency                              | f <sub>TCK</sub> | Note 1    | 2.2 V        | 0   |     | 5   | MHz  |
|  |                  |           | 3 V          | 0   |     | 10  | MHz  |
| Internal Pull-up Resistors on TMS, TCK, TDI/TCLK |                  | Note 2    | 2.2 V/ 3 V   | 25  | 60  | 90  | kΩ   |

Note :

1. f<sub>TCK</sub> may be constrained by the timing requirement of selected module.
2. TMS, TDI/TCLK and TCK pull-up resistors have been integrated.


**JTAG, Fuse (Note 1)**

| Parameter                            |                     | Condition             | Min | Typ | Max | Unit |
|--------------------------------------|---------------------|-----------------------|-----|-----|-----|------|
| Power Supply Needed by Fuse-blow     | V <sub>CC(FB)</sub> | T <sub>A</sub> = 25°C | 2.5 |     |     | V    |
| TDI/TCLK Voltage Needed by Fuse-blow | V <sub>FB</sub>     |                       | 6   |     | 7   | V    |
| TDI/TCLK Current Needed by Fuse-blow | I <sub>FB</sub>     |                       |     |     | 100 | mA   |
| Time for Fuse-blow                   | t <sub>FB</sub>     |                       |     |     | 1   | ms   |

Note 1: Once the fuse is blown, the JTAG/Test of the MS616F512NS can't be connected, and the simulation characteristic would be lost. JTAG mode is switched to bypass mode.

**PACKAGE OUTLINE DIMENSIONS**

QFN48



| Symbol         | Dimensions in Millimeters |      |      |
|----------------|---------------------------|------|------|
|                | Min                       | Typ  | Max  |
| A              | 0.70                      | 0.75 | 0.80 |
| A1             | -                         | 0.02 | 0.05 |
| b              | 0.15                      | 0.20 | 0.25 |
| c              | 0.18                      | 0.20 | 0.23 |
| D              | 5.90                      | 6.00 | 6.10 |
| D2             | 4.10                      | 4.20 | 4.30 |
| e              | 0.40BSC                   |      |      |
| Ne             | 4.40BSC                   |      |      |
| Nd             | 4.40BSC                   |      |      |
| E              | 5.90                      | 6.00 | 6.10 |
| E2             | 4.10                      | 4.20 | 4.30 |
| L              | 0.35                      | 0.40 | 0.45 |
| h              | 0.30                      | 0.35 | 0.40 |
| L/F Size (mil) | 177×177                   |      |      |

**MARKING and PACKAGING SPECIFICATIONS**

**1. Marking Drawing Description**



Product Name : MS616F512NS

Product Code : XXXXXXXX

**2. Marking Drawing Demand**

Laser printing, contents in the middle, font type Arial.

**3. Packaging Specifications**

| Device      | Package | Piece/Reel | Reel/Box | Piece /Box | Box/Carton | Piece/Carton |
|-------------|---------|------------|----------|------------|------------|--------------|
| MS616F512NS | QFN48   | 2000       | 1        | 2000       | 8          | 16000        |

**STATEMENT**

- All Revision Rights of Datasheets Reserved for Ruimeng. Don't release additional notice.  
Customer should get latest version information and verify the integrity before placing order.
- When using Ruimeng products to design and produce, purchaser has the responsibility to observe safety standard and adopt corresponding precautions, in order to avoid personal injury and property loss caused by potential failure risk.
- The process of improving product is endless. And our company would sincerely provide more excellent product for customer.



#### MOS CIRCUIT OPERATION PRECAUTIONS

Static electricity can be generated in many places. The following precautions can be taken to effectively prevent the damage of MOS circuit caused by electrostatic discharge:

1. The operator shall ground through the anti-static wristband.
2. The equipment shell must be grounded.
3. The tools used in the assembly process must be grounded.
4. Must use conductor packaging or anti-static materials packaging or transportation.



+86-571-89966911



Rm701, No.9 Building, No. 1 WeiYe Road, Puyan Street, Binjiang District, Hangzhou, Zhejiang



[http:// www.relmon.com](http://www.relmon.com)